

IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

PATENT APPLICATION

INVENTOR(S) Alfred E. Dunlop and
Wilhelm Carl Fischer

CASE 13-6

TITLE GATED CLOCK RECOVERY CIRCUIT

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

"Express Mail" Label No.: EL659922045US

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. §1.10 on the date indicated below and is addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231

Date of Deposit: November 20, 2000

Signature: Kevin M. Mason

SIR:

Enclosed are the following papers relating to the above-named application for patent:

Specification
2 Sheets of informal drawing(s)
Declaration and Power of Attorney
1 Assignment with Cover Sheet
Information Disclosure Statement with Form PTO 1449 and cited reference(s)

CLAIMS AS FILED				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	36 -20 =	16	X \$18 =	\$ 288
Independent Claims	5 - 3 =	2	X \$80 =	\$ 160
Multiple Dependent Claim(s), if applicable			\$260 =	\$ 0
Basic Fee				\$ 710
			TOTAL FEE:	\$1,158

Please file the application and charge **Lucent Technologies Deposit Account No. 12-2325** the amount of \$1,158, to cover the filing fee. *Duplicate copies of this letter are enclosed.* In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

Please address all correspondence to: Kevin M. Mason, Ryan, Mason & Lewis, LLP, 1300 Post Road, Suite 205, Fairfield, CT 06430. Telephone calls should be made to the under-signed attorney at (203) 255-6560.

Respectfully,

Kevin M. Mason

Date: November 20, 2000

Kevin M. Mason
Reg. No. 36,597
Attorney for Applicant(s)

Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06430

GATED CLOCK RECOVERY CIRCUIT

Field of the Invention

5 The present invention relates to clock recovery circuits, and more particularly, to circuits that operate in a burst mode to recover the clock signal from an early bit in the incoming data.

Background of the Invention

10 In a communication system, the transmitter has clock circuitry that controls the speed at which data is transferred via a communications medium. The receiver also has clock circuitry that controls the speed at which the data that is received from the communications medium is processed. Ideally, the receiver's clock and the transmitter's clock will operate at exactly the same frequency and will be appropriately aligned in phase. The transmitter's clock and the receiver's clock, however, are typically close but not identical in frequency, resulting in frequency mismatch.

15 Receivers in many digital communication systems recover the clock signal directly from the incoming data sequence, typically using a phase-locked loop (PLL) circuit. In such an implementation, the PLL circuits generate a local clock signal that is phase aligned with the incoming reference signal. The phase aligned local clock signal facilitates the receipt and processing of synchronous data sent by a transmitter in the communication system.

20 Typically, conventional PLL circuits include a phase detector, a filter and a voltage-controlled oscillator (VCO). In the conventional PLL circuit, the phase detector compares the incoming reference signal (DATA) and the output of the VCO. The phase detector generates an error signal that is representative of the phase difference of the reference signal and the VCO output. The error signal is filtered and applied to the control input of the VCO to produce an output signal that tracks the phase of the reference signal.

25 Many clock recovery circuits operate in a continuous mode, where the transmitter and receiver continuously operate and monitor communication ports for arriving data. Such continuous operation, however, requires a significant amount of power, which is particularly problematic for battery-powered receivers, such as those deployed in wireless or optical

communication systems. Thus, it is desirable to conserve power in such receivers by operating only when there is data to be processed. Thus, a number of clock recovery circuits have been proposed or suggested that operate in a burst mode to quickly adjust to phase changes in data coming from the communications medium. See, for example, U.S. Pat. No. 5,757,872, entitled "Clock Recovery Circuit," assigned to the assignee of the present invention, and incorporated by reference herein.

In addition to providing improved power consumption characteristics, such burst mode clock recovery circuits also do not require a long string of binary transitions to generate a clock signal that has the same frequency and appropriate phase alignment with the incoming data. While such burst mode clock recovery circuits exhibit improved performance relative to continuous mode clock recovery circuits, they suffer from a number of limitations, which, if overcome, could expand the utility and efficiency of burst mode clock recovery circuits. For example, most burst mode clock recovery circuits exhibit mismatch between the oscillators, thereby causing a frequency offset. A need therefore exists for a method and apparatus for recovering a clock signal from an incoming reference signal that has matched oscillators without a frequency offset.

Summary of the Invention

A gated clock recovery circuit is disclosed that receives an input data stream and generates a frequency and phase aligned clock output. The gated clock recovery circuit substantially instantaneously adjusts the generated clock output to phase changes in the incoming data stream. In addition, the gated clock recovery circuit generates the clock output signal using only transmitted non-predetermined data. In other words, the gated clock recovery circuit of the present invention can generate a clock signal having a frequency and phase that are substantially aligned with the clock of the transmitter, without requiring any specific transition pattern or consecutive string of binary "1s" or "0s."

According to one aspect of the invention, the gated clock recovery circuit includes two PLL circuits. The first PLL (PLL1) initially adjusts to the frequency of a local clock reference and indirectly tunes the second PLL (PLL2). In this manner, the second PLL (PLL2)

immediately adjusts to the phase of the received data, once such incoming data is received and maintains this phase relationship between the second oscillator and the received data.

Brief Description of the Drawings

FIG. 1 is a schematic block diagram illustrating a communication system in which the present invention may be used;

FIG. 2 is a schematic block diagram illustrating the receiver of FIG. 1 in further detail; and

FIG. 3 is a schematic block diagram illustrating the clock recovery circuit of FIG. 2 in further detail, in accordance with the present invention.

Detailed Description

FIG. 1 illustrates a communication system 100 in accordance with the present invention. As shown in FIG. 1, the communication system 100 is comprised of a transmitter 102, a communications medium 104, and a receiver 200, discussed further below in conjunction with FIG. 2, connected as shown. Data 108 is output by the transmitter 102, carried by the communications medium 104, and arrives at the receiver 200 as an input data stream 107. The receiver 200 decodes the data signal to produce an output data stream 110.

FIG. 2 shows the receiver 200 of FIG. 1 in further detail. As shown in FIG. 2, the receiver 200 includes a preprocessing circuit 202 that processes the input data stream 107 to produce a data signal 204. The data signal 204 is input into a clock recovery circuit 300, discussed further below in conjunction with FIG. 3, in accordance with the present invention. The clock recovery circuit 300 uses the data signal 204 to generate a clock signal 208 having a proper phase relationship with the data signal 204. An optional elastic storage circuit 210 can be included for jitter reduction. The elastic storage circuit 210 may be embodied, for example, using the elastic storage circuits, such as (i) a demultiplexer; or (ii) a set of memory storage elements and a set of logic elements interconnected to operate as a first-in-first-out circuit, described in U.S. Pat. No. 5,757,872, entitled "Clock Recovery Circuit," assigned to the assignee of the present invention, and incorporated by reference herein.

The optional elastic storage circuit 210 has a first input 209 that receives the clock signal 208 and has an output 211 that outputs the output data stream 110. The elastic storage circuit 210 has a second input 212 and a third input 213. The second input 212 accepts the data signal 204 representing the input data stream 107. In this embodiment, the data signal 204 is input directly into the second input. As will be apparent to those skilled in the art, flip-flops may be used to provide delay and/or synchronization such that the clock signal 208 and the data signal 204 are in proper relationship. The third input 213 accepts a local clock signal 214.

FIG. 3 is a schematic block diagram illustrating the clock recovery circuit 300 of FIG. 2 in further detail. As shown in FIG. 3, the clock recovery circuit 300 includes two PLL circuits 310 and 350. According to one feature of the present invention, the clock recovery circuit 300 can generate a clock signal having the same frequency and appropriate phase alignment with the incoming data 328, without requiring any specific transition pattern or strings of binary “1” or “0.” As discussed hereinafter, the first PLL 310 (PLL1) initially adjusts to the frequency of the transmitter and indirectly tunes the second PLL 350 (PLL2). In this manner, the second PLL 350 (PLL2) can immediately adjust to the phase of the transmitter, once incoming data is received.

More specifically, the first PLL 310 (PLL1) adjusts to the frequency of the incoming data, and provides a bias voltage, CAP1, to the second PLL 350 (PLL2) to indirectly initially tune the second PLL 350 (PLL2). The bias voltage, CAP1, 325 is applied to the second PLL 350 (PLL2) through a two-position transmission gate (or switch) 340 (short or open) that is initially in a closed (short) position, until a reset signal is received on the DRESET line 327. The transmission gate (or switch) 340 may be embodied as any device that imposes the bias (or current) of the first PLL 310 onto the second PLL 350. In one embodiment, the transmission gate 340 is placed in an open position once data is detected on the DATA line 328. Thus, the first PLL 310 (PLL1) drives the bias voltage, CAP2, of the second PLL 350 (PLL2), to align the frequency with the incoming data, until received data opens the transmission gate 340. Thereafter, the bias voltage, CAP1, is removed and the second PLL 350 (PLL2) can operate without being controlled by PLL1 310. Thereafter, the second PLL 350 (PLL2) oscillates in phase with the received data.

As shown in FIG. 3, the first PLL 310 (PLL1) includes a frequency detector 312, a filter 314 and an oscillator 318, such as a voltage-controlled oscillator (VCO). The frequency detector 312 compares the phase of the local reference signal (CLOCK) and the output (PHACLK) of the oscillator 318. It is noted that the local reference signal (CLOCK) operates at the same nominal frequency of the transmitter. Thus, the frequency detector 312 generates an error signal (FDETOUT1) representing the phase difference of the reference signal and the oscillator output. The error signal is filtered by the filter 314 and the bias signals (BIASP1 and BIASN1) serve to adjust the frequency of the oscillator 318 in an upward or downward manner, respectively, and the bias signals (BIASP1 and BIASN1) are integrated over time to correspondingly adjust the phase of the oscillator output. The bias signals (BIASP1 and BIASN1) are applied to the corresponding control inputs of the oscillator to produce an output signal (PHACLK) that tracks the phase of the reference signal. It is noted that while the illustrative embodiment employs two bias signals (BIASP1 and BIASN1), one or more could be employed, as would be apparent to a person of ordinary skill in the art.

Likewise, as shown in FIG. 3, the second PLL 350 (PLL2) includes a phase detector 400, a filter 354 and an oscillator 358, such as a voltage-controlled oscillator (VCO). The phase detector 400 compares the phase of the incoming reference signal (DATA), as appropriately delayed by the matching data delay stage 360, and the output (OSC) of the oscillator 358. It is noted that the matching data delay stage 360 introduces the same delay to the incoming reference signal (DATA) as the delay introduced by the RUNGEN 305, discussed below, and the oscillator 358. The PHASEDET 400 generates an error signal (FDETOUT2) representing the phase difference of the reference signal IDATDEL and the oscillator output (OSC). The error signal is filtered by the filter 354 and the bias signals (BIASP2 and BIASN2) are applied to the corresponding control inputs of the oscillator to produce an output signal (OSC) that tracks the phase of the reference signal. It is again noted that when the transmission gate 340 is in a closed (short) position, the second PLL 350 (PLL2) is controlled by the bias signal (CAP1) produced by the first PLL 310 (PLL1), VCO 358 is turned off, and FDETOUT2 gives no error signal.

The first PLL 310 (PLL1) should be generally designed with substantially matching characteristics to the second PLL 350 (PLL2). Thus, the oscillators OSC1 and OSC2

318, 358 and the voltage on the capacitors CAP1 and CAP2 in the filters 314 and 354 should be matched. The first-in-first-out (FIFO) 380 is an implementation of the elastic storage circuit 210, discussed above, for jitter reduction. It is noted, however, that the first PLL 310 (PLL1) and the second PLL 350 (PLL2) can be designed with differences in frequency, for example, to allow an offset with a clock signal. For example, the PLLs 310, 350 can be embodied as ring oscillators, each having an odd, but unequal, number of invertors. In such an embodiment, the voltage on the capacitors CAP1 and CAP2 in the filters 314 and 354 can still be matched. For example, if the desired clock operates at 50 MHz, the circuit 300 can operate at 500 MHz when PLL1 310 has a delay line that is ten times longer than PLL2 350.

RUNGEN 305 is control circuitry that receives DATA 328 and DRESET 327. The output, IRUNDEL, connects the two sides of the transmission gate 340 and stops OSC2 358 upon receiving a DRESET 327. After the DRESET signal 327 goes away, the next received data causes IRUNDEL to open the transmission gate 340 and start OSC2 358 in phase with IDATDEL.

It is to be understood that the embodiments and variations shown and described herein are merely illustrative of the principles of this invention and that various modifications may be implemented by those skilled in the art without departing from the scope and spirit of the invention.

We claim:

- 1 1. A clock recovery circuit, comprising:
2 a first phase-locked loop (PLL) circuit for generating an oscillator signal having
3 substantially the same frequency as a transmitter clock and for generating a bias signal; and
4 a second PLL circuit generating a clock output signal, wherein said second PLL
5 circuit is controlled by said bias signal generated by said first PLL circuit in a first mode and
6 wherein said second PLL circuit has a second mode wherein said second PLL has an initial
7 frequency determined by said bias signal and whereby said second PLL substantially
8 instantaneously adjusts said clock output signal to phase changes of data in an input data stream.
- 9 2. The clock recovery circuit of claim 1, wherein a transition between said first
10 and second modes is controlled by a transmission gate.
- 11 3. The clock recovery circuit of claim 1, wherein a transition between said first
12 and second modes is controlled by a switch.
- 13 4. The clock recovery circuit of claim 1, wherein a transition between said first
14 and second modes is controlled by a device that selectively imposes a bias current from said first
15 PLL to said second PLL.
- 16 5. The clock recovery circuit of claim 1, wherein a transition between said first
17 and second modes is controlled by a device that selectively imposes a bias voltage from said first
18 PLL to said second PLL.
- 19 6. The clock recovery circuit of claim 1, wherein said first PLL circuit is tuned to
20 a local clock that operates at substantially the same frequency as a transmitter clock.

1 7. The clock recovery circuit of claim 1, further comprising an elastic storage
2 circuit for generating a jitter-compensated clock and data output.

1 8. The clock recovery circuit of claim 1, wherein said second mode is activated
2 upon receipt of incoming data.

1 9. The clock recovery circuit of claim 1, wherein receipt of incoming data
2 substantially instantaneously starts said second PLL in phase alignment with said received
3 incoming data.

1 10. The clock recovery circuit of claim 1, wherein said input data stream is a bit
2 packet in asynchronous transfer mode (ATM) format.

1 11. The clock recovery circuit of claim 1, wherein said first and second PLLs
2 operate at different frequencies in accordance with one or more predefined ratios.

1 12. The clock recovery circuit of claim 1, wherein said second PLL circuit
2 generates said clock output signal using transmitted non-predetermined data.

1 13. A method for recovering a clock signal from an incoming data stream,
2 comprising:

3 tuning a first phase-locked loop (PLL) circuit to a local clock signal operating at
4 substantially the same frequency as a transmitter clock, wherein said first PLL circuit produces a
5 bias signal;

6 applying said bias signal to a second PLL circuit in a first mode, said second PLL
7 circuit generating a clock output signal in said first mode having a frequency determined by said
8 bias signal; and

9 removing said bias signal from said second PLL circuit in a second mode, wherein
10 said second PLL circuit has an initial frequency in said second mode determined by said bias

11 signal and whereby said second PLL substantially instantaneously adjusts said clock output
12 signal to phase changes in said incoming data stream in said second mode.

1 14. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a transmission gate.

1 15. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a switch.

1 16. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a device that imposes a bias current from said first PLL to said second
3 PLL.

1 17. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a device that imposes a bias current from said first PLL to said second
3 PLL.

1 18. The method of claim 13, wherein said first PLL circuit is tuned to a local
2 clock that operates at substantially the same frequency as a transmitter clock.

1 19. The method of claim 13, further comprising an elastic storage circuit for
2 generating a jitter-compensated clock and data output.

1 20. The method of claim 13, wherein said second mode is activated upon receipt
2 of incoming data.

1 21. The method of claim 13, wherein receipt of incoming data substantially
2 instantaneously starts said second PLL in phase alignment with said received incoming data.

1 22. The method of claim 13, wherein said input data stream is a bit packet in
2 asynchronous transfer mode (ATM) format.

1 23. The clock recovery circuit of claim 13, wherein said first and second PLLs
2 operate at different frequencies in accordance with one or more predefined ratios.

1 24. The clock recovery circuit of claim 13, wherein said second PLL circuit
2 generates said clock output signal using transmitted non-predetermined data.

1 25. A clock recovery circuit, comprising:
2 a first phase-locked loop (PLL) circuit for generating an oscillator signal having
3 substantially the same frequency as a transmitter clock and for generating a bias signal; and
4 a second PLL circuit generating a clock output signal, wherein said second PLL
5 circuit has an initial frequency determined by said bias signal and wherein said second PLL
6 circuit substantially instantaneously adjusts said clock output signal to phase changes of data of
7 an input data stream when said input data stream is present.

1 26. A clock recovery circuit, comprising:
2 first means for generating a first oscillator signal having substantially the same
3 frequency as a transmitter clock;
4 means for generating a bias signal;
5 second means for generating a clock output signal having an initial frequency
6 determined by said bias signal and substantially instantaneously adjusting said clock signal
7 output signal to phase changes of data in an input data stream; and
8 means for selectively imposing said bias signal from said first means to said
9 second means.

1 27. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a transmission gate.

1 28. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a switch.

1 29. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a device that selectively imposes a bias current from said first means
3 to said second means.

1 30. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a device that selectively imposes a bias voltage from said first means
3 to said second means.

1 31. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a multiplexer.

1 32. The clock recovery circuit of claim 26, further comprising means for
2 generating a jitter-compensated clock and data output.

1 33. A clock recovery circuit, comprising:
2 a first phase-locked loop (PLL) circuit for generating an oscillator signal having
3 substantially the same frequency as a transmitter clock and for generating a bias signal;
4 a second PLL circuit generating a clock output signal in accordance with a control
5 input;
6 a phase detector for generating an error signal indicating a difference in phase
7 between an incoming reference signal and said clock output signal; and
8 a multiplexer for selecting one of said bias signal and said error signal to apply to
9 said control input.

1 34. The clock recovery circuit of claim 33, wherein said clock output signal
2 corresponds to phase changes of data of an input data stream in a second mode when said input
3 data stream is present.

1 35. The clock recovery circuit of claim 33, wherein said multiplexer selects said
2 bias signal in a first mode so that said second PLL has an initial frequency determined by said
3 bias signal.

1 36. The clock recovery circuit of claim 33, wherein said multiplexer selects said
2 error signal in a second mode so that said second PLL substantially instantaneously adjusts said
3 clock output signal to phase changes of data in an input data stream.

ABSTRACT

A gated clock recovery circuit is disclosed that receives an input data stream and generates a frequency and phase aligned clock output. The gated clock recovery circuit substantially instantaneously adjusts the generated clock signal to phase changes in the incoming data stream. In addition, the gated clock recovery circuit generates the clock output signal using only transmitted non-predetermined data. The gated clock recovery circuit includes two PLL circuits. The first PLL (PLL1) adjusts to the frequency of the transmitter, and provides a bias voltage, CAP1, to the second PLL (PLL2) to indirectly initially tune the second PLL (PLL2). The bias voltage, CAP1, is applied to the second (PLL2) through a transmission gate (or switch) that is initially in a closed (short) position. Thus, the first PLL (PLL1) drives the bias voltage, CAP2, of the second PLL (PLL2), to align the frequency with the transmitter, until received data opens the transmission gate. Thereafter, the bias voltage, CAP2, is removed and the second PLL (PLL2) can operate without being controlled by PLL1 so that the second PLL (PLL2) oscillates in phase with the received data. Simultaneously, the received data starts the oscillator in the second PLL (PLL2) so that the second oscillator is in phase with the received data. The second PLL (PLL2) then maintains this phase relationship between the second oscillator and the received data.

FIG. 1





FIG. 2



I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44528)
Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Guy Eriksen	(Reg. No. 41736)
Martin I. Finston	(Reg. No. 31613)
William S. Francos	(Reg. No. 38456)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Matthew J. Hodulik	(Reg. No. 36164)
Michael B. Johannesen	(Reg. No. 35557)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
John B. MacIntyre	(Reg. No. 41170)
Christopher N. Malvone	(Reg. No. 34866)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Eugen E. Pacher	(Reg. No. 29964)
Jack R. Penrod	(Reg. No. 31864)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Ferdinand M. Romano	(Reg. No. 32752)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)
Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Ozer M. N. Teitelbaum	(Reg. No. 36698)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)
Jeffrey M. Weinick	(Reg. No. 36304)
Eli Weiss	(Reg. No. 17765)

I hereby appoint the attorneys on ATTACHMENT A as associate attorneys in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorneys and such associate attorneys are specifically denied any power of substitution or revocation.

Full name of 1st joint inventor: Alfred Earl Dunlop

Inventor's signature Alfred Earl Dunlop Date 11/17/00

Residence: New Providence, Union County, New Jersey

Citizenship: United States of America

Post Office Address: 91 Hunterdon Blvd.
New Providence, NJ 07974

Full name of 2nd joint inventor: Wilhelm Carl Fischer

Inventor's signature Wilhelm Carl Fischer Date 11/17/00

Residence: Westfield, Union County, New Jersey

Citizenship: United States of America

Post Office Address: 126 Harrison Ave.
Westfield, NJ 07090

ATTACHMENT A

Attorney Names:	<u>Joseph B. Ryan</u>	Reg. Nos.:	<u>37,922</u>
	<u>Kevin M. Mason</u>		<u>36,597</u>
	<u>William E. Lewis</u>		<u>39,274</u>
	<u>Robert J. Mauri</u>		<u>41,180</u>
	<u>Wayne L. Ellenbogen</u>		<u>43,602</u>

Telephone calls should be made to Kevin M. Mason at:

Phone No.: (203) 255-6560

Fax No.: (203) 255-6570

All written communications are to be addressed to:

Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06430